Optimized Mapping for enchancing the operation parallelism in Coarse-Grained Reconfigurable Arrays

It is widely known that bandwidth limitations degrade parallel systems’ performance. This paper presents a mapping methodology for coarse-grain reconfigurable arrays which alleviates the bandwidth bottleneck by exploiting the processing elements interconnection network for transferring values with data reuse opportunities. A novel mapping algorithm is also proposed that uses a resource-aware modulo scheduling technique. From the application of the proposed mapping approach, significant improvements in performance were achieved while we have also quantified these improvements in respect to crucial architecture parameters such as the memory latency and the register file size. For this reason, our methodology targets on a parametric architecture template which can model a large number of existing architectures of this kind. Key-Words: Reconfigurable embedded systems, Coarse-grain reconfigurable array, operation parallelism, mapping, scheduling, data bandwidth optimization.